


## FEATURES

- 4 Output Channels per IC
- Independent 8 Bit DAC Programmability
- SPI Programmable Output Current Range
- High Output Current [up to 6mA]
- High Output Voltage [up to 18V]
- Programmable Pulse Widths
- Programmable Pulse Frequencies
- Programmable On/Off Periods
- Programmable Amplitude Ramp-Up
- Integrated Charge Balancing
- Low Voltage SPI Interface [2.5V]
- Low Overhead Power [ $< 10\text{mW}$ ]
- Ultra-Low Standby Power [ $< 25\mu\text{W}$ ]
- Real time status bits for all four channels
- SPI Writable Trigger Register to synchronize channels & multiple ICs




## APPLICATIONS

- Neurostimulation/Neuromodulation
- Implantable Pulse Generator/IPG
- MEMS and Sensor Applications
- Battery Powered Applications


## GENERAL DESCRIPTION

The CSI021 features 4 independent 8-bit linear DAC programmable current sink/source outputs with up to 6mA full-scale sink, and 1.5mA full-scale source currents. Full-scale current ranges are also adjustable via an external reference resistor. An 18V supply voltage allows for 6mA output currents into 1.5k $\Omega$  loads. The CSI021 pulse timing is fully programmable via a 10MHz, 2.5V SPI, such that all timing parameters are proportional to the input clock period. Programmable parameters include sink/source pulse widths, pulse frequencies, stimulation on/off periods, and amplitude ramp rates. Internal timing generators in the CSI021 use the programmed parameters to create therapy profiles with only minimal intervention from a host processor, and a 4:1 sink to source current ratio provides for easy stimulation charge balancing.

## FUNCTIONAL DIAGRAM



## TYPICAL APPLICATION DIAGRAM



## ABSOLUTE MAXIMUM RATINGS

| DESCRIPTION         | MIN  | MAX | UNIT | NOTE            |
|---------------------|------|-----|------|-----------------|
| Digital Inputs      | -0.5 | 5   | V    | Relative to GND |
| Electrode Outputs   | -0.5 | 20  | V    | Relative to GND |
| VMAX, VREF Supplies | -0.5 | 20  | V    | Relative to GND |
| VDD, AVDD Supplies  | -0.5 | 5   | V    | Relative to GND |
| RREF Pin            | -0.5 | 5   | V    | Relative to GND |
| Storage Temperature | -25  | 125 | °C   |                 |

## COMPONENT REQUIREMENTS

| COMPONENT (Typical)             | VALUE | UNIT | RATING | TYPE |
|---------------------------------|-------|------|--------|------|
| Electrode Output Capacitors [4] | 1     | μF   | 25V    | X5R  |
| Reference Resistor              | 2.0   | MΩ   | 1/8 W  | 1%   |

## PIN DESCRIPTIONS

| QFN PIN # | DIE PIN # | NAME  | DESCRIPTION                    |
|-----------|-----------|-------|--------------------------------|
| 1         | 1         | CSN   | SPI Chip Select (Not) Input    |
| 2         | 2         | SCK   | SPI Clock Input                |
| 3         | 3         | SI    | SPI Slave Input                |
| 4         | 4         | SO    | SPI Slave Output               |
| 5         | 5         | CLK   | 100KHz Clock Input             |
| 6         | 6         | VGND  | Circuit Ground                 |
| 7         | 7         | VGND  | Circuit Ground                 |
| 8         | 8         | RREF  | Reference Resistor Connection  |
| 9         | 9         | AVDD  | Analog Supply [2.5V]           |
| 10        | 10        | VGND  | Circuit Ground                 |
| 11        | 11        | IOUT3 | Current Sink/Source Output3    |
| 12        | 12        | IOUT2 | Current Sink/Source Output2    |
| 13        | 13        | IOUT1 | Current Sink/Source Output1    |
| 14        | 14        | IOUT0 | Current Sink/Source Output0    |
| 15        | 15        | VREF  | Current Source Reference [12V] |
| 16        | 16        | VMAX  | Current Source Supply [18V]    |
| 17        | 17        | NC    | Reserved                       |
| 18        | 18        | NC    | Reserved                       |
| 19        | 19        | NRST  | Digital logic NRST pin         |
| 20        | 20        | VDD   | Digital Supply [2.5V]          |

## OPERATING CONDITIONS

| DESCRIPTION                | MIN     | TYP  | MAX       | UNIT | NOTE  |
|----------------------------|---------|------|-----------|------|---|
| VDD Voltage                | 2.4     | 2.5  | 2.6       | V    |   |
| AVDD Voltage               | 2.4     | 2.5  | 2.6       | V    |   |
| VMAX                       | 17      | 18   | 19        | V    |   |
| VREF                       | 11.9    | 12.6 | 13.3      | V    |   |
| Logic 0 Input Voltage      | 0       |      | 0.4       | V    |   |
| Logic 1 Input Voltage      | VDD-0.4 |      | VDD       | V    |   |
| CLK Frequency              |         | 100  |           | kHz  | Stim timing proportional to CLK                                 |
| RREF Resistance            | 1.98    | 2    | 2.02      | MΩ   |   |
| Current Sink Pulse Width   | 10      | 10   | 2550      | μs   | Cathodic Stimulation  |
| Current Source Pulse Width | 40      | 40   | 10200     | μs   | Anodic Stimulation, adjustable to +/- 25% using parameter DELTA |
| Output Load Resistance     | 1       |      | 1.5/3     | KΩ   | 1uF cap to VREF, For 6mA mode the load is limited to 1.5k.      |
| Total Output Current       |         |      | 3.06/6.12 | mA   | Nominally 3mA mode, Can be changed to 6mA by setting BOOST_EN   |
| Operating Temperature      | 10      |      | 50        | °C   |   |
| Power-Up Delay             | 25      |      |           | μs   | VDD/AVDD to VMAX/VREF   |

## VMAX & VREF LIMITATIONS

The valid operating range for VMAX and VREF is constrained by the maximum anticipated sink/source output current and the load resistance into which this current flows. The following equations set the boundaries on VREF and VMAX, where  $V_{DO}$  corresponds to the drop-out voltage of the output devices, and  $ISNK$  and  $ISRC$  correspond to the sink and source stimulation current respectively.

$$VREF_{MIN} = V_{DO} + (ISNK_{MAX} * R_{LOAD}) \dots\dots\dots (1)$$

$$VMAX_{MIN} = VREF + V_{DO} + (ISRC_{MAX} * R_{LOAD}) \dots\dots\dots (2)$$

As shown in the electrical specifications table, the output current variation can be reduced by lowering VREF if the maximum load current or maximum load resistance is properly restricted. Under these same conditions, and with VREF reduced, VMAX can also be lowered to save power.

## ELECTRICAL SPECIFICATIONS

| Parameter                          | Conditions  | Min  | Typ  | Max  | Units |
|------------------------------------|---|------|------|------|-------|
| VDD Off-state Current              | CLOCK, ENABLEs = 0                                  |      |      | 50   | nA    |
| AVDD Off-state Current             | PDN = 0   |      |      | 50   | nA    |
| VMAX Off-state Current             | All Channels disabled                               |      |      | 50   | nA    |
| VDD Dynamic Current                | CLOCK = 100kHz, All Channels Enabled                |      |      | 15   | μA    |
| AVDD Current                       | REFEN = 1, All Channels Disabled                    |      |      | 15   | μA    |
| VMAX Current1                      | Full scale IDAC, Excludes IOUT                      |      |      | 375  | μA    |
| VMAX Current2                      | Full scale IDAC, Excludes IOUT                      |      |      | 525  | μA    |
| Current Sink Resolution            |   |      | 8    |      | bits  |
| Current Sink Range                 | Full scale IDAC, BOOST_EN=0                         | 2.76 | 3.06 | 3.38 | mA    |
| Current Sink Range                 | Full scale IDAC, BOOST_EN=1                         | 5.5  | 6.12 | 6.73 | mA    |
| Current Sink Step Size             | BOOST_EN=0  |      | 12   |      | μA    |
| Current Sink Step Size             | BOOST_EN=1  |      | 24   |      | μA    |
| Current Sink Matching Error        | Channel to channel, same conditions                 | -10  |      | 10   | %     |
| Current Sink Non-Linearity Error   | IOUT = -3.06mA, VMAX=18V, VREF=2.5V to 15.5V, RL=0Ω | -5   |      | 5    | %     |
|                                    | IOUT = -6.12mA, VMAX=18V, VREF=2.5V to 15.5V, RL=0Ω | -10  |      | 10   | %     |
| Current Sink Dropout Voltage       | IOUT = -3.06mA, RL=0Ω                               | 0.9  |      | 2.5  | V     |
| Current Sink Regulation Error1     | AVDD Supply 2.4V – 2.6V                             | -2   |      | 2    | %     |
| Current Sink Regulation Error2     | VMAX Supply 17V – 19V                               | -2.5 |      | 2.5  | %     |
| Current Sink Temp Regulation Error | T = 10C - 50C                                       |      |      | 1    | %     |
| Current Sink Output Leakage        | Output Switch off, IOUT=19V                         |      |      | 150  | nA    |
| Current Source Resolution          |   |      | 8    |      | Bits  |
| Current Source Range               | Full scale IDAC, BOOS_EN=0                          | 0.69 | 0.77 | 0.84 | mA    |
| Current Source Range               | Full scale IDAC, BOOS_EN=1                          | 1.38 | 1.54 | 1.68 | mA    |
| Current Source Step Size           | BOOST_EN=0  |      | 3    |      | μA    |
| Current Source Step Size           | BOOST_EN=1  |      | 6    |      | μA    |
| Current Source Matching Error      | Channel to channel, same conditions                 | -10  |      | 10   | %     |

| Parameter                            | Conditions  | Min  | Typ | Max | Units |
|--------------------------------------|---|------|-----|-----|-------|
| Current Source Non-Linearity Error   | IOUT = 0.77mA, VMAX=18V, VREF=2.5V to 15.5V, RL=0Ω    | -5   |     | 5   | %     |
|                                      | IOUT = 1.54mA, VMAX=18V, VREF=2.5V to 15.5V, RL=0Ω    | -10  |     | 10  | %     |
| Current Source Dropout Voltage       | IOUT = 0.77mA, RL=0Ω<br>(V <sub>DO</sub> = VMAX-VOUT) | 0.9  |     | 2.5 | V     |
| Current Source Regulation Error1     | AVDD Supply 2.4V – 2.6V                               | -2   |     | 2   | %     |
| Current Source Regulation Error2     | VMAX Supply 17V – 19V                                 | -2.5 |     | 2.5 | %     |
| Current Source Temp Regulation Error | T = 10C - 50C   |      |     | 1   | %     |
| Current Source Output Leakage        | Output Switch off, VMAX=19V, IOUT=0V                  |      |     | 50  | nA    |
| Sink Current Settling Time           | IOUT=-3.06mA  |      |     | 2   | μs    |
| Source Current Settling Time         | IOUT=0.77mA   |      |     | 2   | μs    |
| Output Discharge Resistance          | To VREF, Output Switches off                          | 0.5  | 1.0 | 1.5 | MΩ    |
| Digital Input Pull-Down Resistance   | All digital Inputs                                    | 2    | 4   | 6   | MΩ    |


## TIMING SPECIFICATIONS

| PARAMETER             | MIN | TYP | MAX | UNIT |
|-----------------------|-----|-----|-----|------|
| SPI_CLK Frequency     |     | 1.0 |     | MHz  |
| Input Setup Time      |     | 250 |     | nS   |
| Input Hold Time       |     | 250 |     | nS   |
| Output Valid Time     |     | 100 |     | nS   |
| Output Hold Time      |     | 0   |     | nS   |
| Output Rise/Fall Time |     | 100 |     | nS   |

## STIMULATOR PULSE TIMING

For each channel, the Stimulation Amplitude, Pulse Width and Dead Zone are programmable via SPI. The recharge width is automatically set to  $4*PW$ . The parameter DELTA if set, allows for  $\pm 25\%$  change in the recharge width.


**Parameters: Amplitude (AMP), Pulse Width (PW), Dead Zone (DZ0), Recharge Width adjustment (DELTA)**



## STIMULATOR THERAPY TIMING

In the therapy timing diagram,  $M$  represents number of consecutive stimulation pulses separated by a delay of  $DZ1$ .  $N$  is the number successive sets of  $M$  pulses each, separated by a delay of  $DZ2$ . The parameters  $DZ1$  and  $DZ2$  can be set via SPI for each channel.

**Parameters: Dead Zone 1 (DZ1), Number of sink/source periods (M), Dead Zone 2 (DZ2), Number of consecutive periods (N)**




## STIMULATOR MASTER TIMING


For the master timing diagram,  $P$  is the number of master pulses each containing  $N$  sets of  $M$  pulses each.  $DZ3$  can be programmed via SPI for each channel to adjust the delay between the master pulses. When the specified number of master pulses is finished, the therapy is completed. There is a mode in which the stimulation amplitude can be ramped up to the final value specified by the AMP parameter. The RMP\_SEL register lets you select the ramp mode individually for each channel. When RMP\_SEL is set, first four sets in each master pulse are ramped from  $0.25*AMP$  to  $AMP$  in steps of  $0.25*AMP$ . The

division is achieved by shifting bits of the amplitude register and therefore is not exact. In case  $N < 4$ , the amplitude will not reach its final value.

**Parameters: Therapy Delay (THP\_DEL), Dead Zone 3 (DZ3), Ramp Select (RMP\_SEL), Number of Master pulse periods (P)**




**Pulse waveform when RMP\_SEL is not set:**



## STATUS BITS

A real time status bit is available for each channel as a read only register (8'h3E, ASIC\_STAT). This register can be read by the microprocessor to detect end of stimulation and use SPI to reprogram the parameters to generate custom stimulation pattern. This is feasible only when the DZ1 parameter is set to be greater than 2 times the step size for DZ1. This is because the status bit stays high if DZ1 is set to anything lower than 2 indicating continuous stimulation. The SPI communication can operate at speeds up to 10MHz which gives enough time to update required parameters.





## ASSP PROGRAMMABLE PARAMETERS

The following table specifies the range and step sizes for each of the programmable parameters. These parameters can be individually set for every channel.

| Name    | Description  | Range                  | Step Size      | Steps | Default | Comment                                 |
|---------|--|------------------------|----------------|-------|---------|---|
| IAMP    | Sink Pulse Amplitude                                       | 0 – 3.06mA<br>(6.12mA) | 12µA<br>(24µA) | 255   | 0       | 2x range when<br>BOOST_EN=1             |
| PW      | Sink Pulse Width   | 0 to 2.55ms            | 10µs           | 255   | 1       | -                                       |
| DZ0     | Dead zone between sink and<br>source pulses                | 0 to 2.55ms            | 10µs           | 255   | 0       | 10µs when<br>programmed to 0            |
| DELTA   | Recharge Width Adjustment,<br>Positive or Negative         | 0 to 1270µs            | 10µs           | 127   | 0       | Limited to 25% of the<br>recharge width |
| DZ1     | Dead zone between<br>sink/source periods (PPER)            | 0 to 20.4ms            | 80µs           | 255   | 0       | 10µs when<br>programmed to 0            |
| M       | Number of consecutive<br>sink/source periods               | 1 to 255               | 1              | 255   | 1       | -                                       |
| DZ2     | Dead zone between sets of<br>sink/source periods           | 0 to 10.44sec          | 40.96ms        | 255   | 0       | 10µs when<br>programmed to 0            |
| THP_DEL | Delay from start of therapy to<br>first stimulus delivered | 100µs to<br>10.44sec   | 40.96ms        | 255   | 0       | 100µs when<br>programmed to 0           |
| N       | Number of consecutive<br>periods                           | 1 to 255               | 1              | 255   | 1       | -                                       |
| DZ3     | Dead zone between therapy<br>pulse sets                    | 0 to 89mins            | 20.97s         | 255   | 0       | 10µs when<br>programmed to 0            |
| P       | # of Master pulses   | 1 to 255               | 1              | 255   | 1       | -                                       |

## REGISTER DEFINITIONS

| No. | Address | Name             | Description  | Type | Note  |
|-----|---------|------------------|--|------|---|
| 0   | 8'h00   | CH_SEL[7:0]      | Channel Select   | R/W  | Ch0:8'b01,<br>Ch1:8'b02,<br>Ch2:8'b04,<br>Ch3:8'b08 |
| 1   | 8'h01   | CH0_AMP[7:0]     | Channel 0 Current Amplitude  | R/W  | 8-bit DAC<br>programmable                           |
| 2   | 8'h02   | CH0_PW[7:0]      | Channel 0 sink Pulse Width   | R/W  |   |
| 3   | 8'h03   | CH0_DZ0[7:0]     | Channel 0 Dead Zone between sink and source pulses; and after source pulse | R/W  |   |
| 4   | 8'h04   | CH0_DELTA[7:0]   | Channel 0 Recharge Width adjustment  | R/W  | Can be +/-  |
| 5   | 8'h05   | CH0_DZ1[7:0]     | Channel 0 Dead Zone between sink/source periods                            | R/W  |   |
| 6   | 8'h06   | CH0_M[7:0]       | Channel 0 number of consecutive sink/source periods                        | R/W  |   |
| 7   | 8'h07   | CH0_DZ2[7:0]     | Channel 0 Dead Zone between sets of sink/source periods                    | R/W  |   |
| 8   | 8'h08   | CH0_THP_DEL[7:0] | Channel 0 Therapy Delay from start of therapy to first stimulus delivered  | R/W  |   |
| 9   | 8'h09   | CH0_N[7:0]       | Channel 0 Number of therapy pulses   | R/W  |   |
| 10  | 8'h0A   | CH0_DZ3[7:0]     | Channel 0 Dead Zone between therapy pulse sets                             | R/W  |   |
| 11  | 8'h0B   | CH0_P[7:0]       | Channel 0 Number of master pulses  | R/W  |   |
| 12  | 8'h0C   | CH1_AMP[7:0]     | Channel 1 Current Amplitude  | R/W  | 8-bit DAC<br>programmable                           |
| 13  | 8'h0D   | CH1_PW[7:0]      | Channel 1 sink Pulse Width   | R/W  |   |
| 14  | 8'h0E   | CH1_DZ0[7:0]     | Channel 1 Dead Zone between sink and source pulses; and after source pulse | R/W  |   |
| 15  | 8'h0F   | CH1_DELTA[7:0]   | Channel 1 Recharge Width adjustment  | R/W  | Can be +/-  |
| 16  | 8'h10   | CH1_DZ1[7:0]     | Channel 1 Dead Zone between sink/source periods                            | R/W  |   |
| 17  | 8'h11   | CH1_M[7:0]       | Channel 1 number of consecutive sink/source periods                        | R/W  |   |
| 18  | 8'h12   | CH1_DZ2[7:0]     | Channel 1 Dead Zone between sets of sink/source periods                    | R/W  |   |
| 19  | 8'h13   | CH1_THP_DEL[7:0] | Channel 1 Therapy Delay from start of therapy to first stimulus delivered  | R/W  |   |
| 20  | 8'h14   | CH1_N[7:0]       | Channel 1 Number of therapy pulses   | R/W  |   |
| 21  | 8'h15   | CH1_DZ3[7:0]     | Channel 1 Dead Zone between therapy pulse sets                             | R/W  |   |
| 22  | 8'h16   | CH1_P[7:0]       | Channel 1 Number of master pulses  | R/W  |   |
| 23  | 8'h17   | CH2_AMP[7:0]     | Channel 2 Current Amplitude  | R/W  | 8-bit DAC<br>programmable                           |
| 24  | 8'h18   | CH2_PW[7:0]      | Channel 2 sink Pulse Width   | R/W  |   |
| 25  | 8'h19   | CH2_DZ0[7:0]     | Channel 2 Dead Zone between sink and source pulses; and after source pulse | R/W  |   |
| 26  | 8'h1A   | CH2_DELTA[7:0]   | Channel 2 Recharge Width adjustment  | R/W  | Can be +/-  |
| 27  | 8'h1B   | CH2_DZ1[7:0]     | Channel 2 Dead Zone between sink/source periods                            | R/W  |   |
| 28  | 8'h1C   | CH2_M[7:0]       | Channel 2 Number of consecutive sink/source periods                        | R/W  |   |

|    |       |                  |  |     |   |
|----|-------|------------------|--|-----|---|
| 29 | 8'h1D | CH2_DZ2[7:0]     | Channel 2 Dead Zone between sets of sink/source periods                    | R/W |   |
| 30 | 8'h1E | CH2_THP_DEL[7:0] | Channel 2 Therapy Delay from start of therapy to first stimulus delivered  | R/W |   |
| 31 | 8'h1F | CH2_N[7:0]       | Channel 2 Number of therapy pulses   | R/W |   |
| 32 | 8'h20 | CH2_DZ3[7:0]     | Channel 2 Dead Zone between therapy pulse sets                             | R/W |   |
| 33 | 8'h21 | CH2_P[7:0]       | Channel 2 Number of master pulses  | R/W |   |
| 34 | 8'h22 | CH3_AMP[7:0]     | Channel 3 Current Amplitude  | R/W | 8-bit DAC programmable  |
| 35 | 8'h23 | CH3_PW[7:0]      | Channel 3 sink Pulse Width   | R/W |   |
| 36 | 8'h24 | CH3_DZ0[7:0]     | Channel 3 Dead Zone between sink and source pulses; and after source pulse | R/W |   |
| 37 | 8'h25 | CH3_DELTA[7:0]   | Channel 3 Recharge Width adjustment  | R/W | Can be +/-  |
| 38 | 8'h26 | CH3_DZ1[7:0]     | Channel 3 Dead Zone between sink/source periods                            | R/W |   |
| 39 | 8'h27 | CH3_M[7:0]       | Channel 3 Number of consecutive sink/source periods                        | R/W |   |
| 40 | 8'h28 | CH3_DZ2[7:0]     | Channel 3 Dead Zone between sets of sink/source periods                    | R/W |   |
| 41 | 8'h29 | CH3_THP_DEL[7:0] | Channel 3 Therapy Delay from start of therapy to first stimulus delivered  | R/W |   |
| 42 | 8'h2A | CH3_N[7:0]       | Channel 3 Number of therapy pulses   | R/W |   |
| 43 | 8'h2B | CH3_DZ3[7:0]     | Channel 3 Dead Zone between therapy pulse sets                             | R/W |   |
| 44 | 8'h2C | CH3_P[7:0]       | Channel 3 Number of master pulses  | R/W |   |
| 45 | 8'h2D | RMP_SEL[7:0]     | Amplitude ramp selection option for each channel                           | R/W | Ch0:RMP_SEL[0],<br>Ch1: RMP_SEL[1],<br>Ch2: RMP_SEL[2],<br>Ch3: RMP_SEL[3]              |
| 46 | 8'h2E | BOOST_EN[7:0]    | For operation in 6mA current region  | R/W | Ch0:BOOST_EN[0]<br>,<br>Ch1:BOOST_EN[1]<br>,<br>Ch2:BOOST_EN[2]<br>,<br>Ch3:BOOST_EN[3] |
| 47 | 8'h2F | PDN[7:0]         | Power down register  | R/W | PDN=8'h01:<br>Normal operation,<br>PDN=8'h00<br>System power down                       |
| 48 | 8'h30 | TRIG[7:0]        | The trigger register to start the pulse generation                         | R/W | The pulses are generated when TRIG = 8'hAA  |
| 49 | 8'h31 | CH_TEST[7:0]     | Test mode register for testing different current outputs                   | R/W |   |
| 50 | 8'h32 | GPREG13          | General Purpose Register   | R/W | No function   |
| 51 | 8'h33 | GPREG12          | General Purpose Register   | R/W | No function   |
| 52 | 8'h34 | GPREG11          | General Purpose Register   | R/W | No function   |
| 53 | 8'h35 | GPREG10          | General Purpose Register   | R/W | No function   |
| 54 | 8'h36 | GPREG9           | General Purpose Register   | R/W | No function   |
| 55 | 8'h37 | GPREG8           | General Purpose Register   | R/W | No function   |
| 56 | 8'h38 | GPREG7           | General Purpose Register   | R/W | No function   |

|    |       |                |  |     |             |
|----|-------|----------------|--|-----|-------------|
| 57 | 8'h39 | GPREG6         | General Purpose Register   | R/W | No function |
| 58 | 8'h3A | GPREG5         | General Purpose Register   | R/W | No function |
| 59 | 8'h3B | GPREG4         | General Purpose Register   | R/W | No function |
| 60 | 8'h3C | GPREG3         | General Purpose Register   | R/W | No function |
| 61 | 8'h3D | GPREG2         | General Purpose Register   | R/W | No function |
| 62 | 8'h3E | ASIC_STAT[3:0] | Channel Status Bits corresponding to CH3, CH2, CH1 and CH0, MSBs are 0 | R   | Read only   |
| 63 | 8'h3F | ASIC_REV[3:0]  | ASIC Design Revision, MSBs are 0                                       | R   | Read only   |

## PACKAGE DIAGRAM

The CSI021 IC is assembled in a 20-lead Quad Flat No-lead package [QFN20]. The package dimensions (in mm) are as shown in the following package drawing.

